首页/文章/ 详情

混合信号与数字信号处理设计技术AD转换时的信噪比分析的很精彩-电子书400页

4月前浏览274

混合信号与数字信号处理设计技术(Mixed-Signal and DSP Design Techniques) AD转换时的信噪比分析的很精彩


摘要:

《DSP 算法综合与优化》聚焦数字信号处理算法的硬件化实现与自动化优化,围绕多字长定点设计展开系统研究。书中提出信号峰值估计、字长优化与饱和运算分析方法,建立解析噪声模型与面积代价模型,兼顾线性与非线性系统。通过启发式搜索与混合整数线性规划实现字长最优分配,结合调度与资源绑定完成多字长架构综合。全书覆盖 FPGA/ASIC 实现、自适应滤波、滤波器设计等典型场景,可在满足精度约束下最小化面积、降低功耗并提升运行速度,为 DSP 算法高效硬件实现提供完整理论与工程方法。


SECTION 1   INTRODUCTION

Walt Kester


ORIGINS OF REAL-WORLD SIGNALS AND THEIR UNITS OF MEASUREMENT

In this book, we will primarily be dealing with the processing of real-world signals using both a nalog and digital techniques. Before starting, however, let's look at a

few key concepts and definitions required to lay the groundwork for things to come.


Webster's New Collegiate Dictionary defines a signal as "A detectable (or

measurable) physical quantity or impulse (as voltage, current, or magnetic field strength) by which messages or information can be trans mitted." Key to this

definition are the words: detectable, physical quantity, and information.



SIGNAL CHARACTERISTICS



■  Signal Characteristics

        ◆ Signals are Physical Quantities

        ◆ Signals are Measurable

        ◆ Signals Contain Information

        ◆ All Signals are A nalog


■  Units of Measurement

        ◆ Temperature: °C

        ◆ Pressure: Newtons/m2

        ◆ Mass: kg

        ◆ Voltage: Volts

        ◆ Current: Amps

        ◆ Power: Watts

Figure 1.1


By their very nature, signals are an alog , whether DC, AC, digital levels, or pulses. It is customary, however, to differentiate between a nalog and digital signals in the following manner: An alog (or real.world) variables in nature include all measurable physical quantities. In this book, an alog signals are generally limited to electrical variables, their rates of change, and their associated energy or power levels. Sensors are used to convert other physical quantities (temperature, pressure, etc.) to electrical signals. The entire subject of signal conditioning deals with preparingreal.world signals for processing and includes such topics as sensors (temperature and pressure, for example), isolation and instrumentation amplifiers, etc. (see Reference 1).

Some signals result in response to other signals. A good example is the returned signal from a radar or ultrasound imaging system, both of which result from a known trans mitted signal.


On the other hand, there is another classification of signals, called digital, where the actual signal has been conditioned and formatted into a digit. These digital  signals may or may not be related to real.world a nalog variables. Examples include the data trans mitted over local area networks (LANs) or other high speed networks.

In the specific case of Digital Signal Processing (DSP), the an alog signal is converted into binary form by a device known as an an alog.to.digital converter (ADC). The output of the ADC is a binary representation of the an alog signal and is manipulated arithmetically by the Digital  Signal Processor.  After processing, the  information  obtained from the signal may be converted back into an alog form using a digital.to.an alog converter (DAC).

Another key concept embodied in the definition of signal is that there is some kind of information contained in the signal. This leads us to the key reason for processing real.world an alog signals:  the extraction of information.


REASONS FOR PROCESSING REAL-WORLD SIGNALS


The primary reason for processing real.world signals is to extract information from  them. This information normally exists in the form of  signal amplitude (absolute or relative), frequency or spectral content, phase, or timing relationships with respect  to other signals. Once the desired information is extracted from the signal, it may be used in a number of ways.

In some cases, it may be desirable to reformat the information contained in a signal. This would be the case in the trans mission of a voice signal over a frequency division multiple access (FDMA) telephone system. In this case, an alog techniques are used to "stack" voice channels in the frequency spectrum for trans mission via microwave relay, coaxial cable, or fiber. In the case of a digital trans mission link,

the an alog voice information is first converted into digital using an ADC. The digital information representing the individual voice channels is multiplexed in time (time division multiple access, or TDMA) and trans mitted over a serial digital trans mission link (as in the T.Carrier system).


Another requirement for signal processing is to compress the frequency content of the signal (without losing significant information) then format and trans mit the information at lower data rates, thereby achieving a reduction in required channel bandwidth. High speed modems and adaptive pulse code modulation systems (ADPCM) make extensive use of data reduction algorithms, as do digital mobile radio systems, MPEG recording and playback, and High Definition Television (HDTV).


Industrial data acquisition and control systems make use of information extracted from sensors to develop appropriate feedback signals which in turn control the process itself. Note that these systems require both ADCs and DACs as well as sensors, signal conditioners, and the DSP (or microcontroller). An alog Devices offers a family of MicroConverters™ which include precision an alog conditioning circuitry, ADCs, DACs, microcontroller, and FLASH memory all on a single chip.

In some cases, the signal containing the information  is buried in noise, and the primary objective is signal recovery. Techniques such as filtering, auto.correlation, convolution, etc. are often used to accomplish this task in both the an alog and digital domains.



REASONS FOR SIGNAL PROCESSING


■  Extract Information About The Signal (Amplitude, Phase, Frequency, Spectral Content, Timing Relationships)

■  Reformat the Signal (FDMA, TDMA, CDMA Telephony)

■  Compress Data (Modems, Cellular Telephone, HDTV, MPEG)

■  Generate Feedback Control Signal (Industrial Process Control)

■  Extract Signal From Noise (Filtering, Autocorrelation, Convolution)

■  Capture and Store Signal in Digital Format for An alysis (FFT Techniques)



GENERATION OF REAL-WORLD SIGNALS


In most of the above examples (the ones requiring DSP techniques), both ADCs and DACs are required. In some cases, however, only DACs are required where real.

world an alog signals may be generated directly using DSP and DACs. Video raster scan display systems are a good example. The digitally generated signal drives a video or RAMDAC.  Another example is artificially synthesized music and speech.

In reality, however, the real.world an alog signals generated using purely digital techniques do rely on information previously derived from the real.world equivalent an alog signals. In display systems, the data from the display must convey the appropriate information to the operator. In synthesized audio systems, the

statistical properties of the sounds being generated have been previously derived using extensive DSP a nalysis  (i.e.,sound source, microphone, preamp, ADC, etc.).



METHODS AND TECHNOLOGIES AVAILABLE FOR PROCESSING REAL-WORLD SIGNALS

Signals may be processed using a nalog techniques (an alog signal processing, or ASP), digital techniques (digital signal processing, or DSP), or a combination of a nalog and digital techniques (mixed signal processing, or MSP). In some cases, the choice of techniques is clear; in others, there is no clear cut choice, and second.order considerations may be used to make the final decision.

With respect to DSP, the factor that distinguishes it from traditional computer a nalysis of data is its speed and efficiency in performing sophisticated digital processing functions such as filtering, FFT an alysis, and data compression in real time.

The term mixed signal processing  implies that both an alog and digital processing is done as part of the system. The system may be implemented in the form of a printed circuit board, hybrid microcircuit, or a single integrated circuit chip. In the context  of this broad definition,  ADCs and DACs are considered to be mixed signal processors, since both a nalog and digital functions are implemented in each. Recent advances in Very Large Scale Integration (VLSI) processing technology allow complex digital processing as well as an alog processing to be performed on the same chip. The very nature of DSP itself implies that these functions can be performed in real-time.


AN ALOG VERSUS DIGITAL SIGNAL PROCESSING


Today's engineer faces a challenge in selecting the proper mix of an alog and digital techniques to solve the signal processing task at hand. It is impossible to process real.world an alog signals using purely digital techniques, since all sensors (microphones, thermocouples, strain gages, microphones, piezoelectric crystals, disk drive heads, etc.) are an alog sensors. Therefore, some sort of signal conditioning circuitry is required in order to prepare the sensor  output for further signal processing, whether it be an alog or digital. Signal conditioning circuits are, in reality, an alog signal processors, performing such functions as multiplication (gain), isolation (instrumentation amplifiers and isolation amplifiers), detection in the presence of noise (high common.mode instrumentation amplifiers, line drivers, and line receivers), dynamic range compression (log amps, LOGDACs, and programmable gain amplifiers), and filtering (both passive and active).


Several methods of accomplishing signal processing are shown in Figure 1.3. The top portion of the figure shows the purely an alog approach. The latter parts of the figure show the DSP approach. Note that once the decision has been made to use DSP techniques, the next decision must be where to place the ADC in the signal path.

image.png


In general, as the ADC is moved closer to the actual sensor, more of the an alog signal conditioning burden is now placed on the ADC. The added ADC complexity may take the form of increased sampling rate, wider dynamic range, higher resolution, input noise rejection, input filtering and programmable gain amplifiers (PGAs), on.chip voltage references, etc., all of which add functionality and simplify the system. With today’s high.resolution/high sampling rate data converter technology, significant progress has been made in integrating more and more of the conditioning circuitry within the ADC/DAC itself. In the measurement area, for instance, 24.bit ADCs are available with built.in programmable gain amplifiers (PGAs) which allow fullscale bridge signals of 10mV to be digitized directly with no further conditioning (e.g. AD773x.series). At voiceband and audio frequencies, complete coder.decoders (Codecs – or An alog Front Ends) are available which have sufficient on.chip an alog circuitry to minimize the requirements for external conditioning components (AD1819B and AD73322). At video speeds, an alog front ends are also available for such applications as CCD image processing and others (e.g., AD9814, AD9816, and the AD984x series).




A PRACTICAL EXAMPLE


As a practical example of the power of DSP, consider the comparison between an an alog and a digital lowpass filter, each with a cutoff frequency of 1kHz. The digital filter is implemented in a typical sampled data system shown in Figure 1.4. Note that there are several implicit requirements in the diagram. First, it is assumed that an ADC/DAC combination is available with sufficient sampling frequency, 

resolution, and dynamic range to accurately process the signal. Second, the DSP must be fast enough to complete all its calculations within the sampling interval, 1/fs. Third, a nalog filters are still required at the ADC input and DAC output for antialiasing and anti.imaging, but the performance demands are not as great.

Assuming these conditions have been met, the following offers a comparison between the digital and an alog filters.

image.png


The required cutoff frequency of both filters is 1kHz. The an alog filter is realized as a 6.pole Chebyshev Type 1 filter (ripple in pass band, no ripple in stopband), and the response is shown in Figure 1.5. In practice, this filter would probably be realized using three 2.pole stages, each of which requires an op amp, and several resistors and capacitors. Modern filter design CAD packages make the 6.pole design relatively straightforward, but maintaining the 0.5dB ripple specification requires accurate component selection and matching.

On the other hand, the 129.tap digital FIR filter shown has only 0.002dB pass band ripple, linear phase, and a much sharper roll off. In fact, it could not be realized using an alog techniques! Another obvious advantage is that the digital filter requires no component matching, and it is not sensitive to drift since the clock frequencies are crystal controlled. The 129.tap filter requires 129 multiply.

accumulates (MAC) in order to compute an output sample. This processing must be completed within the sampling interval, 1/fs, in order to maintain real.time operation. In this example, the sampling frequency is 10kSPS, therefore 100µs is available for processing, assuming no significant additional overhead requirement. The ADSP.21xx.family of DSPs can complete the entire multiply.accumulate process (and other functions necessary for the filter) in a single instruction cycle.

Therefore, a 129.tap filter requires that the instruction rate be greater than 129/100µs = 1.3 million instructions per second (MIPS). DSPs are available with instruction rates much greater than this, so the DSP certainly is not the limiting factor in this application. The ADSP.218x 16.bit fixed point series offers instruction rates up to 75MIPS.

The assembly language code to implement the filter on the ADSP.21xx.family of DSPs is shown in Figure 1.6. Note that the actual lines of operating code have been marked with arrows; the rest are comments.



更多内容见附件


免责声明:

本页面/内容部分素材来源于互联网公 开 信 息,旨在传递更多信息,不代表本平台立场。

版权归原作者或机构所有,如涉及侵权,请通过平台联系我们,我们将在核实后第一时间处理。

本平台对转载内容的真实性、准确性不作任何保证,用户需自行判断并承担使用风险

附件

免费H27-混合信号与数字信号处理设计技术(Mixed-Signal and DSP Design Techniques) AD转换时的信噪比分析的很精彩-电子书400页.pdf
MATLAB
著作权归作者所有,欢迎分享,未经许可,不得转载
首次发布时间:2026-04-27
最近编辑:4月前
仿真支持爱好者
在仿真的路上越走越远
获赞 333粉丝 22文章 318课程 0
点赞
收藏
作者推荐

ANSYS HFSS 历届版本功能更新与算法案例整理

HFSS各版本新功能要点及算法代表案例(Updateto2019R3fromv12)目录1.HFSS新版本功能要点..................................................................................................................11.1.2019R3版本新功能要点(2019).......................................................................................11.2.2019R2版本新功能要点(2019).......................................................................................41.3.2019R1版本新功能要点(2019).....................................................................................141.4.R19版本新功能要点(2018)...........................................................................................231.5.R18版本新功能要点(2017)...........................................................................................291.6.R17版本新功能要点(2016)...........................................................................................431.7.R16版本新功能要点(2015)...........................................................................................491.8.R15版本新功能要点(2014)...........................................................................................561.9.R14.5版本新功能要点(2013)........................................................................................621.10.R14版本新功能要点(2012).......................................................................................641.11.HFSS14.x版本新功能要点(2011)............................................................................691.12.HFSS13.x版本新功能要点(2010)............................................................................712.算法及典型案例...........................................................................................................................752.1.有限元算法(FEM)...........................................................................................................752.2.积分方程算法(IE)...........................................................................................................762.3.高频算法(PO,SBR)......................................................................................................772.4.混合算法(FEBI,IE-Region)..........................................................................................802.5.域分解算法(DDM,FA-DDM)......................................................................................832.6.时域算法(Transient)........................................................................................................852.7.特征模算法(CMA)..........................................................................................................853.HPC加速方面的改进里程碑......................................................................................................873.1.宽频带扫描...........................................................................................................................871.HFSS新版本功能要点HFSS软件自1989年发布以来,经历了三十多年的发展,十几个大版本的更迭,已经形成了三维全波电磁场仿真领域的行业标尺工具,具有精度高,效率高,应用范围广的诸多优点。这里将HFSS软件从v13版本(2010年底发布)开始,到最新的版本ANSYS2019R3版本(2019年1月发布)为止的重要新功能进行了简要罗列和总结,供新版本升级以及仿真技术的调研和学习参考。1.1.2019R3版本新功能要点(2019)1)三维空间有关材料参数支持支持工程级别的三维空间数据集,材料参数采用三维数据集插值模型。2)求解器提速:分布式离散扫频的动态分配(Beta)自从HFSS转向MPI实现并行加速之后,就只支持分布式离散扫频的静态分配算法,动态分配算法是任务完成一个频点计算之后,从任务队列中领取下一个频点任务,可以实现更好的任务负债均衡,从而提升效率。3)基于三维部件的非周期阵列天线模拟方法(Beta)通过三维部件方法,可支持多种阵列单元类型;单元之间交接可支持非共形的网格界面;可自动实现部件网格的不相关性处理;4)SBR+计算RCS时全面支持爬行波模型仿真计算和后处理均支持爬行波的考虑,可通过滑块调节非规则表面的拟合容差。5)SBR+的源模型支持改进支持参数电流模型,天线各参数可实现参数化设置。支持有限大阵列模型作为源天线链接,为物理单元和虚拟单元均可创建其端口。6)EMIT整合射频系统全面整合成统一的EMIT设计类型。流程和易用性得到改进:1.2.2019R2版本新功能要点(2019)1)更快速的自动求解设置用户只需要输入最少的输入,HFSS软件采用专业知识系统确定最佳的网格划分策略,从而实现更高的交互效率。用户输入的信息包括频率扫描,以及速度/精度倾向,用滑块设置选择更高速度,还是均衡,还是更高精度。5G智能手机案例:48个激励,用32核,512GB内存仿真.自动高性能计算,研究阵列波束扫描角对关键板迹线眼图的影响。2)新的容差网格剖分器:TAUFlex(Beta)有限元法的几何网格挑战主要是需要通过严格可靠的有限元法,模拟中包含每个细节。然而,几何结构并不总是“干净的”,因为模型格式的兼容性,CAD建模的规范及习惯都会影响到模型的质量。这种新网格剖分技术可以处理复杂的和“恶劣的”几何结构,在优先区域中实现完全精确网格,从而放宽在用户定义的非关键区域的要求。可向用户提供初始网格反馈,使用户意识到问题区域并帮助用户做下一步决定,强调被修改的几何体的区域,检查错误和警告以验证网格剖分等。该方法对导入的外部脏模型,具有突破性的网格划分能力,速度上有显著的提高,是提高解决复杂工程问题效率的必要手段。3)场恢复计算加速对于具有多端口的设计,场恢复非常重要。该版本软件对这部分内核算法进行了优化以进一步提升性能。4)HFSS3D中的CircuitPort该端口方式易于定义,选择两个平行的边Edge,AssignExcitation->CircuitPort,可以修改为集总端口,CircuitPort可以“连通”导体。5)HFSSSBR+中加速的多普勒运算ADAS&NF雷达场景模拟仿真的迅猛提速,支持的雷达种类包括:Chirp-sequenceFMCWPulse-DopplerMIMO基于系统性能规范的设置,处理和激活距离-多普勒图,需要HFSS和SBR+求解器许可。雷达性能参数的直接进入,自动的仿真设置,频率扫描,相干处理间隔。6)支持N端口天线模型的Gain与Self-coupling链接在天线安装布局仿真工作流程中,链接HFSS天线的Gain与Self-coupling,作为SBR的激励,Gain可用于天线布局和耦合仿真,Self-coupling可用于双模天线的自耦合仿真(例如:雷达)。由此,构建基于汽车雷达的ANSYS仿真流程,实现ADAS系统解决方案。7)HFSSSBR+爬行波CW应用于RCS&Radar曲面RCS计算时,考虑爬行波影响,以增加保真度,即将电流延伸到目标背面,考虑照亮边缘区域的衍射,是业界首创RCS仿真中加入爬行波模拟功能。8)EMIT中的新功能支持加入外部标准文件的耦合数据包括EMIT示例项目,详细的PDF文档/教程用户体验增强包括:Analysis&Results窗口的设置在退出时保存,改进了组件配置对话框的默认外观。9)Modelithics3D组件库18New3DComponentsfromModelithics(https://www.modelithics.com/),LicensesfromModelithicsrequiredtorun。FreeTrialLicensesforModelithics3DComponents@(https://www.modelithics.com/mvp/hfss),Clickoncomponentlogoin3Dmodelertolaunchwebsite10)增加SAR认证IEC62704FEM标准(Beta)采用IEC62704-4比吸收率标准。11)微放电求解器(Beta)新增一个高级有限元法带电粒子跟踪求解器——微放电求解器(MultipactionSolver)。该求解器易于设置,类似于后处理。步骤包括:添加电荷区域chargeregion添加SEE边界secondaryelectronemisson添加求解solutionsetup,链接到discretesweep添加MaxwellDCBiasLinks,考虑抑制微放电的探索研究。12)HFSS云仿真:ANSYSCloud桌面可直接提交云平台进行仿真加速,设置非常方便。详细内容请见附件免责声明:本页面/内容部分素材来源于互联网公开信息,旨在传递更多信息,不代表本平台立场。版权归原作者或机构所有,如涉及侵权,请通过平台联系我们,我们将在核实后第一时间处理。本平台对转载内容的真实性、准确性不作任何保证,用户需自行判断并承担使用风险。

有附件
未登录
还没有评论
课程
培训
服务
行家
VIP会员 学习计划 福利任务
下载APP
联系我们
帮助与反馈